LanguageVerilogState MachineOn this pageState Machine Finite reset: initial state default: illegal/unreachable state Arithmetic state box: moore fsm conditional box: mealy fsm decision box: x_input = 0/1