AXI Protocol
Advanced eXtensible Interface Protocol:
14 docs tagged with "Verilog"
View all tagsBehavior
- reg = net/reg: 左式只能是 reg.
Best Practices
不可综合结构
Components
Binary Multiplier
Data Types
Keywords
Dataflow
- assign net = net/reg: 左式只能是 net
Gate
- and
Module
- Inout(Net) -> (Net)Module(Net) -> Inout(Net)
State Machine
Finite
SystemVerilog
Enum
Timing
Combination Circuit
Verilog
Getting Started
Workflow
Create Project
Xilinx U280
Host Application